DS05-10194-2E

# $\begin{array}{l} \label{eq:mos} \textit{MEMORY} \\ \texttt{cmos} \\ \textbf{1 M} \times \textbf{16 BITS} \\ \textbf{FAST PAGE MODE DYNAMIC RAM} \end{array}$

# MB81V18160A-60/60L/-70/70L

## CMOS 1,048,576 $\times$ 16 BITS Fast Page Mode Dynamic RAM

## DESCRIPTION

The Fujitsu MB81V18160A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB81V18160A features a "fast page" mode of operation whereby high-speed random access of up to  $1,024 \times 16$  bits of data within the same row can be selected. The MB81V18160A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V18160A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81V18160A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and twolayer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V18160A are not critical and all inputs are LVTTL compatible.

## PRODUCT LINE & FEATURES

	Paramet		MB81V18160A						
	Paramet	er	-60L	-70	-70L				
RAS Access T	ime		60 ns	max.	70 ns	max.			
Randam Cycle	e Time		110 n	s min.	130 ns min.				
Address Acce	ss Time		30 ns	max.	35 ns max.				
CAS Access T	ime		15 ns	max.	17 ns	17 ns max.			
Fast Page Mo	de Cycle Tin	IE	40 ns	s min.	45 ns	s min.			
	Operating 0	Current	648 m\	N max.	612 m <sup>v</sup>	W max.			
Low Power Dissipation	Standby Current	LVTTL Level	3.6 mW max.	3.6 mW max.	3.6 mW max.	3.6 mW max.			
		CMOS Level	1.8 mW max.	0.54 mW max.	1.8 mW max.	0.54 mW max.			

- 1,048,576 words × 16 bits organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are LVTTL compatible
- 1,024 refresh cycles every 16.4 ms
- Self refresh function

- · Standard and low power versions
- Early write or  $\overline{OE}$  controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	Ιουτ	±50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Tstg	-55 to +125	°C


**WARNING:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## PACKAGE



## Package and Ordering Information

- 42-pin plastic (400 mil) SOJ,order as MB81V18160A-xxPJ
- 50-pin plastic (400 mil) TSOP-II with normal bend leads,order as MB81V18160A-xxPFTN and MB81V18160A-xxLPFTN (Low Power)



## ■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 

Parameter	Symbol	Max.	Unit
Input Capacitance, Ao toAo	CIN1	5	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	CIN2	5	pF
Input/Output Capacitance, DQ1 to DQ16	CDQ	7	pF

## ■ PIN ASSIGNMENTS AND DESCRIPTIONS

<	42-Pin SOJ (TOP VIEW) LCC-42P-M0		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 Pin Index	42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22	VSS DQ16 DQ15 DQ14 DQ13 VSS DQ12 DQ11 DQ10 DQ9 N.C. ICAS OE A9 A8 A7 A6 A5 A4 VSS

Designator	Function
A <sub>0</sub> to A <sub>9</sub>	Address inputs row: Ao to Ao column: Ao to Ao
RAS	Row address strobe
LCAS	Lower column address strobe
UCAS	Upper column address strobe
WE	Write enable
ŌĒ	Output enable
DQ1 to DQ16	Data Input/Output
Vcc	+3.3 volt power supply
Vss	Circuit ground
N.C.	No connection

#### 50-Pin TSOP (TOP VIEW) <Normal Bend: FPT-50P-M06>

Vcc [] DQ1 [] DQ2 [] DQ3 [] DQ4 [] DQ4 [] DQ5 [] DQ5 [] DQ6 [] DQ6 [] DQ6 [] DQ8 [] N.C. []	10	1 Pin Index	50 49 47 46 45 44 43 42 41 40	Vss DQ16 DQ15 DQ14 DQ13 Vss DQ12 DQ11 DQ10 DQ9 N.C.
N.C.	16 17 18 19 20 21 22 23		36 35 34 33 32 31 30 29 28 27 26	<ul> <li>□ N.C.</li> <li>□ LCAS</li> <li>□ UCAS</li> <li>□ OE</li> <li>□ A₀</li> <li>□ A₀</li></ul>

## ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Spply Voltage	*1	Vcc	3.0	3.3	3.6	V	
	1	Vss	0	0	0	V	0°C to +70°C
Input High Voltage, all inputs	*1	Vін	2.0	_	Vcc + 0.3 V	V	0 0 10 +70 0
Input Low Voltage, all inputs*	*1	VIL	-0.3	_	0.8	V	

\*: Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

## ■ FUNCTIONAL OPERATION

## ADDRESS INPUTS

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (A<sub>0</sub> to A<sub>9</sub>) are available, the column and row inputs are separately strobed by  $\overline{LCAS}$  or  $\overline{UCAS}$  and  $\overline{RAS}$  as shown in Figure 1. First, ten row address bits are input on pins A<sub>0</sub>-through-A<sub>9</sub> and latched with the row address strobe ( $\overline{RAS}$ ) then, ten column address bits are input and latched with the column address strobe ( $\overline{LCAS}$  or  $\overline{UCAS}$ ). Both row and column addresses must be stable on or before the falling edges of  $\overline{RAS}$ and  $\overline{LCAS}$  or  $\overline{UCAS}$ , respectively. The address latches are of the flow-through type; thus, address information appearing after traft (min) + t<sub>T</sub> is automatically treated as the column address.

## WRITE ENABLE

The read or write mode is determined by the logic state of  $\overline{WE}$ . When  $\overline{WE}$  is active Low, a write cycle is initiated; when  $\overline{WE}$  is High, a read cycle is selected. During the read mode, input data is ignored.

## DATA INPUT

Input data is written into memory in either of three basic ways-an early write cycle, an  $\overline{OE}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{LCAS}/\overline{UCAS}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ<sub>1</sub> to DQ<sub>8</sub> is strobed by  $\overline{LCAS}$  and DQ<sub>9</sub> to DQ<sub>16</sub> is strobed by  $\overline{UCAS}$  and the setup/hold times are referenced to each  $\overline{LCAS}$  and  $\overline{UCAS}$  because  $\overline{WE}$  goes Low before  $\overline{LCAS}/\overline{UCAS}$ . In a delayed write or a read-modify-write cycle,  $\overline{WE}$  goes Low after  $\overline{LCAS}/\overline{UCAS}$ ; thus, input data is strobed by  $\overline{WE}$  and all setup/hold times are referenced to the write-enable signal.

## DATA OUTPUT

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- $t_{RAC}$ : from the falling edge of  $\overline{RAS}$  when  $t_{RCD}$  (max) is satisfied.
- tcac: from the falling edge of LCAS (for DQ1 to DQ8) UCAS (for DQ9 to DQ16) when tRCD is greater than tRCD (max).
- taa : from column address input when trad is greater than trad (max).
- to EA : from the falling edge of  $\overline{OE}$  when  $\overline{OE}$  is brought Low after trac, tcac, or taa, and trcd (max) is satisfied.

The data remains valid until either LCAS/UCAS or OE returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

## FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions,  $\overline{RAS}$  is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of  $1,024 \times 16$  bits can be accessed and, when multiple MB81V18160As are used,  $\overline{CAS}$  is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

## ■ DC CHARACTERISTICS

## (At recommended operating conditions unless otherwise noted.) Note 3

						Valu	e	
Parameter	Notes Symb		Conditions	Min	Tum	M	ax.	Unit
				Min.	тур.	Std power	Low power	Unit
Output High Voltage	*1	Vон	Іон = –2.0 mA	2.4	_			v
Output Low Voltage	*1	Vol	lo∟ = +2.0 mA	_	_	0.4	0.4	V
Input Leakage Current (Any Input)		lı(L)	$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq V_{\text{CC}}; \\ 3.0 \ V \leq V_{\text{CC}} \leq 3.6 \ V; \\ V_{\text{SS}} = 0 \ V; \ \text{All other pins} \\ \text{not under test} = 0 \ V \end{array}$	-10		10	10	μΑ
Output Leakage Curre	nt	Ido(L)	$0 V \le V_{OUT} \le V_{CC};$ Data out disabled	-10		10	10	
Operating Current (Average Power *2	MB81V18160A -60/60L		RAS & LCAS, UCAS cycling;			180	180	<b>m</b> ^
Supply Current)	MB81V18160A -70/70L	ICC1	t <sub>RC</sub> = min			170	170	mA
Standby Current (Power Supply *2	LVTTL Level	Icc2	$\overline{RAS} = \overline{LCAS}, \overline{UCAS} = V_{H}$		1.0 1.0		1.0	mA
Current)	CMOS Level	1002	$\overline{\text{RAS}} = \overline{\text{LCAS}}, \overline{\text{UCAS}} \ge \text{Vcc} -0.2 \text{ V}$	$\overline{I} = \overline{LCAS}, \overline{UCAS} \ge V_{CC} - 0.2 V$ 500 150		μΑ		
Refresh Current#1 (Average Power *2 Supply Current)	MB81V18160A -60/60L		LCAS, UCAS = V⊮, RAS cycling;			180	180	mA
	MB81V18160A -70/70L	Іссз	t <sub>RC</sub> = min	_		170	170	mA
Fast Page Mode *2	MB81V18160A -60/60L	last	RAS = V⊫, LCAS, UCAS			100	100	mA
Current <sup>2</sup>	MB81V18160A -70/70L	Icc4	cycling; tPc = min			90	90	
Refresh Current#2 (Average Power *2	MB81V18160A -60/60L	Icc5	RAS cycling; CAS-before-RAS;			170	170	mA
Supply Current)	MB81V18160A -70/70L	1005	$t_{RC} = min$			160	160	
Battery Back Up Current *2	MB81V18160A -60/-70		$eq:rescaled_$	_		2000	_	
(Average Power Supply Current)	Verage Power RAS cycling:	300	- μA					
Refresh Current#3 (Average Power Supply Current)	MB81V18160A -60/60L MB81V18160A -70/70L	Іссэ	RAS = Vı∟, CAS = Vı∟ Self refresh;			1000	250	μΑ

## ■ AC CHARACTERISTICS

## (At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB81V187	160A-60/60L	MB81V181	60A-70/70L	Unit
NO.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
4	Time Detuiser Defrech	Std power			16.4		16.4	
1	Time Between Refresh	Low power	<b>t</b> REF		128		128	ms
2	Random Read/Write Cycle Time	· · ·	trc	110		130	_	ns
3	Read-Modify-Write Cycle Time		<b>t</b> rwc	150		174		ns
4	Access Time from RAS	*6,9	trac		60		70	ns
5	Access Time from CAS	*7,9	tcac		15		17	ns
6	Column Address Access Time	*8,9	<b>t</b> AA		30		35	ns
7	Output Hold Time		tон	3		3	_	ns
8	Output Buffer Turn On Delay Tim	e	tоn	0		0		ns
9	Output Buffer Turn off Delay Time	*10	toff	_	15		17	ns
10	Transition Time		t⊤	3	50	3	50	ns
11	RAS Precharge Time		<b>t</b> RP	40	_	50	—	ns
12	RAS Pulse Width		<b>t</b> ras	60	100000	70	100000	ns
13	RAS Hold Time		trsн	15	_	17		ns
14	CAS to RAS Precharge Time		<b>t</b> CRP	5	_	5	_	ns
15	RAS to CAS Delay Time	*11,12	<b>t</b> RCD	20	45	20	53	ns
16	CAS Pulse Width		<b>t</b> CAS	15	_	17		ns
17	CAS Hold Time		tcsн	60	_	70	—	ns
18	CAS Precharge Time (Normal)	*19	<b>t</b> CPN	10	_	10	_	ns
19	Row Address Set Up Time		<b>t</b> asr	0		0		ns
20	Row Address Hold Time		<b>t</b> rah	10	_	10	—	ns
21	Column Address Set Up Time		<b>t</b> ASC	0	_	0	_	ns
22	Column Address Hold Time		tсан	15		15		ns
23	Column Address Hold Time from	RAS	<b>t</b> ar	35	_	35	_	ns
24	RAS to Column Address Delay Time	*13	<b>t</b> RAD	15	30	15	35	ns
25	Column Address to RAS Lead T	me	<b>t</b> ral	30	_	35	—	ns
26	Column Address to CAS Lead T	me	<b>t</b> CAL	30		35		ns
27	Read Command Set Up Time		trcs	0	_	0		ns
28	Read Command Hold Time Referenced to RAS	*14	<b>t</b> rrh	0	_	0	_	ns
29	Read Command Hold Time Referenced to CAS	*14	<b>t</b> RCH	0	_	0	_	ns
30	Write Command Set Up Time	*15,20	twcs	0	_	0	_	ns
31	Write Command Hold Time		twcн	15		15	_	ns
32	Write Hold Time from RAS		twcr	35		35	—	ns
33	WE Pulse Width		<b>t</b> wp	15		15		ns
34	Write Command to RAS Lead Ti	me	<b>t</b> RWL	15		17	_	ns
35	Write Command to CAS Lead Ti	me	<b>t</b> cwL	15		17		ns

(Continued)

## (Continued)

Na	Devementer	Cumb al	MB81V181	60A-60/60L	MB81V181	60A-70/70L	11
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Unit
36	DIN Set Up Time	tos	0		0		ns
37	DIN Hold Time	tон	15	_	15	_	ns
38	Data Hold Time from RAS	<b>t</b> DHR	35	_	35	—	ns
39	RAS to WE Delay Time*20	<b>t</b> rwd	80	_	92	—	ns
40	CAS to WE Delay Time   *20	tcwp	35		39	—	ns
41	Column Address to WE Delay *20	tawd	50	_	57	_	ns
42	$\overline{RAS}$ Precharge Time to $\overline{CAS}$ Active Time (Refresh Cycles)	<b>t</b> RPC	5	_	5	_	ns
43	CAS Set Up Time for CAS-before-RAS Refresh	<b>t</b> CSR	0	_	0	_	ns
44	CAS Hold Time for CAS-before-RAS Refresh	<b>t</b> CHR	10	_	12	_	ns
45	Access time from OE *9	<b>t</b> oea	—	15		17	ns
46	Output Buffer Turn Off Delay *10	toez	_	15		17	ns
47	OE to RAS Lead Time for Valid Data	<b>t</b> oel	10		10	_	ns
48	OE Hold Time Referenced to WE *16	tоен	5	_	5	—	ns
49	OE to Data In Delay Time	<b>t</b> oed	15		17		ns
50	CAS to Data In Delay Time	tcdd	15	_	17		ns
51	DIN to CAS Delay Time *17	<b>t</b> DZC	0	_	0		ns
52	DIN to OE Delay Time *17	tdzo	0	_	0		ns
60	Fast Page Mode RAS Pulse Width	<b>t</b> rasp		100000		100000	ns
61	Fast Page Mode Read/Write Cycle Time	<b>t</b> PC	40	_	45		ns
62	Fast Page Mode Read-Modify-Write Cycle Time	<b>t</b> PRWC	80	-	89	_	ns
63	Access Time from CAS *9,18 Precharge	tсра		35		40	ns
64	Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	—	10		ns
65	Fast Page Mode RAS Hold Time from CAS Precharge	tкнср	35	_	40	_	ns
66	Fast Page Mode CASPrechargeto WE Delay Time*20	<b>t</b> CPWD	55		62		ns

## Notes: \*1. Referenced to Vss.


\*2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.

Icc depends on the number of address change as  $\overline{RAS} = V_{IL} \overline{UCAS} = V_{IH}$ ,  $\overline{LCAS} = V_{IH}$  and  $V_{IL} > -0.3 V$ . Icc1, Icc3 Icc4 and Icc5 are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{UCAS} = V_{IH}$ ,  $\overline{LCAS} = V_{IH}$ .

Icc<sub>2</sub> is specified during  $\overline{RAS} = V_{H}$  and  $V_{L} > -0.3 V$ .

Icce is measured on condition that all address signals are fixed steady state.

- \*3. An initial pause (RAS = CAS = V<sub>IH</sub>) of 200 μs is required after power-up followed by any eight RASonly cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- \*4. AC characteristics assume  $t_T = 5$  ns.
- \*5. Input voltage levels are 0 V and 3.0 V, and input reference levels are V<sub>IH</sub> (min) and V<sub>IL</sub> (max) for measuring timing of input signals. Also, the transition time (t<sub>T</sub>) is measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max). The output reference levels are V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.
- \*6. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max), t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will be increased by the amount that t<sub>RCD</sub> exceeds the value shown. Refer to Fig.2 and 3.
- \*7. If  $t_{RCD} \ge t_{RCD}$  (max),  $t_{RAD} \ge t_{RAD}$  (max), and  $t_{ASC} \ge t_{AA} t_{CAC} t_T$ , access time is  $t_{CAC}$ .
- \*8. If trad  $\geq$  trad (max) and tasc  $\leq$  taa tcac tt, access time is taa.
- \*9. Measured with a load equivalent to one TTL load and 100 pF.
- \*10. toFF and toEZ are specified that output buffer change to high impedance state.
- \*11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAC or tAA.
- \*12.  $t_{RCD}$  (min) =  $t_{RAH}$  (min) +  $2t_T$  +  $t_{ASC}$  (min).
- \*13. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or tAA.
- \*14. Either tRRH or tRCH must be satisfied for a read cycle.
- \*15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- \*16. Assumes that twcs < twcs (min).
- \*17. Either tozc or tozo must be satisfied.
- \*18. tcpa is access time from the selection of a new column address (that is caused by changing both UCAS and LCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- \*19. Assumes that  $\overline{CAS}$ -before- $\overline{RAS}$  refresh.
- \*20. twcs, tcwb, trwb, tawb and tcpwb are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs ≥ twcs (min), the cycle is an early write cycle and Dou⊤ pin will maintain high-impedance state throughout the entire cycle. If tcwb ≥ tcwb (min), trwb ≥ trwb (min), and tawb ≥ tawb (min), tcpwb ≥ tcpwb (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the Dou⊤ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dou⊤ pin, and write operation can be executed by satisfying trwL, tcwL, and traL specifications.




## ■ FUNCTIONAL TRUTH TABLE

		Clock Input					ss Input	In	Input/Output Data				
Operation Mode	RAS	LCAS	UCAS	WE	OE	Row	Column	DQ₁ t	o DQ8	DQ₀ t	<b>o DQ</b> 16	Refresh	Note
	KAJ	LUAJ	UCAS	VVL	UL		Input	Output	Input	Output			
Standby	Н	н	Н	Х	Х	—	—	—	High-Z	—	High-Z	—	
Read Cycle	L	L H L	H L L	Н	L	Valid	Valid	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L H L	H L L	L	х	Valid	Valid	Valid  Valid	High-Z	Valid Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid  Valid	Valid High-Z Valid	Valid Valid	High-Z Valid Valid	Yes*	tcw⊳ ≥ tcw⊳ (min)
RAS-only Refresh Cycle	L	н	н	Х	х	Valid	_	_	High-Z	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	L	Х	х			_	High-Z	_	High-Z	Yes	tcsr ≥ tcsr (min)
Hidden Refresh Cycle	H→L	L H L	H L L	H→L	L				Valid High-Z Valid		High-Z Valid Valid	Yes	Previous data is kept

X: "H" or "L"

\*: It is impossible in Fast Page Mode.

To Top / Lineup / Index MB81V18160A-60/60L/-70/70L



#### DESCRIPTION


To implement a read operation, a valid address is latched by the  $\overline{RAS}$  and  $\overline{LCAS}$  or  $\overline{UCAS}$  address strobes and with  $\overline{WE}$  set to a High level and  $\overline{OE}$  set to a low level, the output is valid once the memory access time has elapsed.  $\overline{LCAS}$  controls the input/output data on DQ<sub>1</sub> to DQ<sub>8</sub> pins,  $\overline{UCAS}$  controls one on DQ<sub>8</sub> to DQ<sub>16</sub> pins. The access time is determined by  $\overline{RAS}(t_{RAC})$ ,  $\overline{LCAS}/\overline{UCAS}(t_{CAC})$ ,  $\overline{OE}(t_{OEA})$  or column addresses (t\_AA) under the following conditions:

If trcd > trcd(max), access time = tcac.

If  $t_{RAD} > t_{RAD}(max)$ , access time =  $t_{AA}$ .

If  $\overline{\text{OE}}$  is brought Low after trac, tcac, or taa(whichever occurs later), access time = toEA.


However, if either LCAS/UCAS or OE goes High, the output returns to a high-impedance state after toH is satisfied.




#### DESCRIPTION

A write cycle is similar to a read cycle except  $\overline{WE}$  is set to a Low state and  $\overline{OE}$  is an "H" or "L" signal. A write cycle can be implemented in either of three ways – early write, delayed write, or read-modify-write. During all write cycles, timing parameters trave, travel, travel, travel and tcal must be satisfied. In the early write cycle shown above twos satisfied, data on the DQ pins are latched with the falling edge of  $\overline{LCAS}$ or  $\overline{UCAS}$  and written into memory.


## To Top / Lineup / Index MB81V18160A-60/60L/-70/70L






#### DESCRIPTION

The read-modify-write cycle is executed by changing  $\overline{WE}$  from High to Low after the data appears on the DQ pins. In the read-modify-write cycle,  $\overline{OE}$  must be changed from Low to High after the memory access time.




The fast page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining  $\overline{RAS}$  at a Low level and  $\overline{WE}$  at a High level during all successive memory cycles in which the row address is latched. The address time is determined by t<sub>CAC</sub>, t<sub>AA</sub>, t<sub>CPA</sub>, or t<sub>OEA</sub>, whichever one is the lastest in occuring.





The fast page mode early write cycle is executed in the same manner as the fast page mode read cycle except the states of  $\overline{WE}$  and  $\overline{OE}$  are reversed. Data appearing on the DQ<sub>1</sub> to DQ<sub>8</sub> is latched on the falling edge of  $\overline{LCAS}$  and one appearing on the DQ<sub>9</sub> to DQ<sub>16</sub> is latched on the falling edge of  $\overline{UCAS}$  and the data is written into the memory. During the fast page mode early write cycle, including the delayed  $(\overline{OE})$  write and read-modify-write cycles, tcwL must be satisfied.

## To Top / Lineup / Index MB81V18160A-60/60L/-70/70L




The fast page mode delayed write cycle is executed in the same manner as the fast page mode early write cycle except for the states of  $\overline{\text{WE}}$  and  $\overline{\text{OE}}$ . Input data on the DQ pins are latched on the falling edge of  $\overline{\text{WE}}$  and written into memory. In the fast page mode delayed write cycle,  $\overline{\text{OE}}$  must be changed from Low to High before  $\overline{\text{WE}}$  goes Low (tore + tr + tos).






#### DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1,024 row addresses every 16.4-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh. RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.




#### DESCRIPTION

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If LCAS or UCAS is held Low for the specified setup time (tcsR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.



#### DESCRIPTION

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of  $\overline{LCAS}$  or  $\overline{UCAS}$  and cycling  $\overline{RAS}$ . The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have  $\overline{CAS}$ -before- $\overline{RAS}$  refresh capability.



A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the function of CAS-before-RAS refresh cycle CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits  $A_0$  through  $A_9$  are defined by the on-chip refresh counter

Column Addresses: Bits A<sub>0</sub> through A<sub>9</sub> are defined by latching levels on A<sub>0</sub> to A<sub>9</sub> at the second falling edge of TAS.


The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1,024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1,024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1,024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

No.	Parameter	Symbol	MB81V181	60A-60/60L	MB81V181	Unit	
110.	i arameter		Min.	Max.	Min.	Max.	Unit
90	Access Time from CAS	<b>t</b> FCAC	—	50	_	55	ns
91	Column Address Hold Time	<b>t</b> FCAH	35	_	35	_	ns
92	CAS to WE Delay Time	<b>t</b> FCWD	70	_	77		ns
93	CAS Pulse Width	<b>t</b> FCAS	90	_	99		ns
94	RAS Hold Time	<b>t</b> FRSH	90	_	99	_	ns

#### (At recommended operating conditions unless otherwise noted.)

Note: Assumes that CAS-before-RAS refresh counter test cycle only.



#### (At recommended operating conditions unless otherwise noted.)

Note: Assumes Self Refresh cycle only.

No.	Parameter	Symbol	MB81V18160A-60/60L		MB81V18160A-70/70L		Unit
			Min.	Max.	Min.	Max.	Onit
100	RAS Pulse Width	<b>t</b> RASS	100		100	—	μs
101	RAS Precharge Time	<b>t</b> RPS	110		125		ns
102	CAS Hold Time	tснs	-50		-50		ns

#### DESCRIPTION

The Self Refresh cycle provides a refresh operation without external clock and external Address. Self Refresh control circuit on chip is operated in the Self Refresh cycle and refresh operation can be automatically executed using internal refresh address counter and timing generator.

If  $\overline{CAS}$  goes to "L" before  $\overline{RAS}$  goes to "L" (CBR) and the condition of  $\overline{CAS}$  "L" and  $\overline{RAS}$  "L" is kept for term of t<sub>RASS</sub> (more than 100  $\mu$ s), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during  $\overline{RAS}$ =L" and " $\overline{CAS}$ =L".


Exit from self refresh cycle is performed by toggling RAS and CAS to "H" with specified tcHs min. In this time, RAS must be kept "H" with specified tRPS min.

Using self refresh mode, data can be retained without external CAS signal during system is in standby.


Restriction for Self Refresh operation ;

For Self Refresh operation, the notice below must be considered.


- In the case that distributed CBR refresh are operated between read/write cycles Self Refresh cycles can be executed without special rule if 1,024 cycles of distributed CBR refresh are executed within tREF max.
- 2) In the case that burst CBR refresh or distributed/burst RAS-only refresh are operated between read/write cycles 1,024 times of burst CBR refresh or 1,024 times of burst RAS only refresh must be executed before and after Self Refresh cycles.



## ■ PACKAGE DIMENSIONS



## ■ PACKAGE DIMENSIONS



## FUJITSU LIMITED

For further information please contact:

## Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3753 Fax: (044) 754-3329

## North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

## Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281 0770 Fax: (65) 281 0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

#### CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.